Signals 'Z and I can be generated both under program control and manua!ly. The inhibit signal can be generated either by program control or through a separate front-panel input.
Patch pins and free bus lines are available for makiug non-standard connections. Details of usage of these lines will not be discussed except to note that standard dataway signal standards Ir.ust be followed.
The basic dataway operation will be described to briefly review the use of the various lines.
Dataway Operations
The Initialize IZ), Inhibit (I) and Clear (C) signals can be used in a variety 01 ways at the discretion of the designer or programmer.
Initialize, which is used to set all registers to a predetermined state, has priority over other status signals such as Busy and Clear. The use of these lines will not be described further, except to note that each line normally carries a signal which originates in the crate controller, simultaneously to a receiver in each module attached to the dataway.
The Look-at-me (L) line similarly can be used in a variety of ways, and may or may not be a part of every dataway command operation. The basic function of L is tc enable a module to request service from the controller.
Thus an L signal originating in any module is sent along a single line to a receiver in the controller.
A dataway read operation proceeds as follows: a. ' The addressed crate controller activates the A and F lines, together with the N line of a particular module. (For a read operation, the function code is F(16), F(8) = 0. ) B is also activated. *Work supported by the U. S. Atomic Energy Commission.
b. On receipt of these signals, the addressed module puts its data on the dataway R lines, and in addition generates a response on the X and Q lines to indicate that the command is accepted and that data are present.
c. After the read lines are settled, Sl strobes the data into the controller.
d. A second strobe S2, if specified in the function code, removes the data in preparation for the n&t dataway cycle.
A write operation is similar to steps a) through d), except that w-rite &ta is set up in the controller for transfer to an addressed module, .and Sl strobe8 the data into that module.
The following facts are apparent: a. R, X and Q signals can originate in as many as 23 separate modules (assuming 2 slots for the controller): therefore intrinsic OR outputs are required to combine these data Sources into a common receiver in the controller.
b. The L signal from each module does not strictly have to be generated through an intrinsic OR, but it is specified as such in case it is desired to combine two or more L signals into a common load.
c. All other lines (N, A, F, W, 2, B, I, C, Sl, S2) which originate in the controller simply drive multiple receivers in the modules and again technic8lly do not have &I be intrinsic OR outputs,. However, the use of intrinsic OR's may lend additional flexibility and is specified.
d. All pullup terminations for any intrinsic OR circuits must be located in the crate controller, not in the module. In the case of the L lines, the pullup may be in a receiver other than the crate controller, for example a separate L-grader.
Dntawey Voltage and Current Standards
In ge-1, dataway signal standard8 are designed to be compatible with TTL (transistor-transistor logic) and DTL (diode-transistor logic) integrated circuits.
Inverted logic levels arc spccificd (0 volts = logic 1, i-V volts = logic 0). Since the zero or off state of an intrinsic OR corresponds to +V on the open collector, absent modules will always read zero. Further discussion will assume the above convention.
The dataway standard voltages and currents are given in Fig. 1 .
The voltage graph is self-explanatory.
In the table of current standards, c) provides a guide to calculation of pullup terminations.
The supply voltage must of course be trtken into account. Note that if W,A,F,S,B,Z,I
or C signals can originate in a module otbcr than the controller, additional current sink calyability is necessary. This case is unusual and will not be discussed in detail.
For comparison, the characteristics of the Model 7401 TTL quad 2-input NAND1 (open collector output) are given in Fig. 2 . The circuit is shown in Fig. 3 . The voltage and current specifications for the 7401 are essentially compatible with the dataway standards. The maximum reverse current of the open collector is specified at 250 PA at + 5.5 volts, compared with the dataway specification of 100 PA at + 3.5 volts. This current consists of collector leakage current I,O, in addition to any turn-on current generate under worst case input conditions, i.e. , inputs at + 0.6 volts, and temperature at the rated maximum. This point is discussed further in the next section.
(SLAC-PUB-838 was published in IEEE Trans. on Nucl. Sci. NS-18, No. 2 (1971).)
.
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(SLAC-PUB-838 (Rev.) is to be published in IEEE Trans. on Nucl. Sci.)
Driving R, X, Q, and L Lines reverse currents should be given careful consideration in any design. The R, X, Q, and L lines are driven from the module to single receivF.rs in the crate controller or an L-grader unit. A typical circuit for an R, X, or Q line is shown in Fig. 4 .
Note that in the logic 1 state, if for example, Vcc = 5 volts, Vo = 0.5 volts, and Ip = 9.6 mA, the pullup would be Rp = 470 a.
Dataway Timing Considerations
The speed of operation obtainable on the dataway iS in general a function of: a. Speed of the driver in both (+) and (-) directions. b. Capacitance and inductance of the dataway lines. In the logic 0 state, the effect of the reverse currents of up to 23 outputs should be checked. According to the 7401 specification, each output could contribute 250 /.LA or .25 mA for a total contribution of 23x. 20 = 5.74 mA. This would cause a drop of over 3 volts through an Rp of 4'70 52, assuming the reverse current remained constant with voltage. In this case, the circuit would be inoperable.
Fortunntcly, in practice the manufacturers' specification of 250 PA appears to be very conservative.
In an actual measurement, the worst collector reverse current obtained on several samples (Signetics and Sprague 7401's) was just over 1 hA at the maximum specified Vcc of + 5.5 volts. + 0.6 v&s on the inputs, at& a tcmporature of 1OOOC. At 70°C the &rcnt was tvl)icallv 0.2 uA. or about lo3 times less than the quoted spb&ficniion.
'Thcrcfore, in practice, reverse currents should cause negligibly small voltage drops through Rp. A recommended proccclurc would be to test each module under worst case conditions and reject any 10s with unusually high reverse output currents, For open collector drivers, the actual speed in a system depends to some extent on the net capacitive load. The open collector drivers on the read lines present a capacitive load to whichever driver is using the line at that moment. Similarly, the paralleled inputs of many receivers capacitively load the write lines (or the B, A, F, 2, etc. lines). As discussed above, the equivalent resistive load of the backbiased inputs or outputs is usually negligible.
If capacitive loading of the lines were negligible, the maximum speed at which data could be read into a register in the control@ would simply depend on the total delay through all gates involved, in addition to any fixed delays in the timing signals. For example, the Sl strobe must be delayed with respect to address and data signals in order to assure proper deskewing of read or write signals before storing the data. The CAMAC soecification dictates tolerEach L line can be handled similarly as in b. The R, W, X and Q lines are allowed 400 ns from time to to reach the 1 state, c. The 51 signal must reach the 1 state no earlier than 400 ns, and no later than 500 ns, after t0.
d. Strobe Sl must dwell at logical 1 for at least 100 ns. e. Strqbe Sl must return to the zero state no later than 700 ns after to.
The 7401 considered previously has a current sinking f. Strobe S2, which initiates the removal of data, must capability of only about 1G mA minimum; thus it is inadequate reach logic 1 no earlier than 700 ns and no later than 800 ns for this application. A unit with higher sinking capability, after t0.
such as the Motorola MC858 Quad Power Gate which can sink p. Strobe S2 must dwell at 1oEic 1 for at least 100 ns, up to 100 mA, is therefore required. and &turn to logic 0 no later than TOO0 ns after t0.
All controller-driven lines except the S and N lines have this same drive requirement.
The N line, since it drives but a single receiver, could use a 7401 driver. The S lines require larger current sink capability (lower pdlup resistors) in order to insure adequntc speed of response, as well as to minimize pickup due to crosstalk.from other dataway liues. Note that in every case, the pullup termination is located in the controller.
In the logic 0 state, leakage currents in the back-biased inputs will cause drops in Rp, analogous to the case of the read lines. The manufacturers' specification is typically about 40 /itA maximum reverse input current, As in the case of the open collectors, the actual currents tend to be considerably less. Actual samples measured showed typical values of 2-3 pA at 7O'C. Hence the total reverse current of up to 100 inputs should cause negligible voltage drops in Rp.
Il. A new &ttaway timing cycle can begin no earlier than 1000 ns after t0. Old data must be removed, and new data cstablishcd, no later than 1400 ns after TV, i.e., correspending to the earliest allowable time for the next Sl strobe.
Clearly, the datawny timing cycle is specified in Pig. 9 to be completed in not less than 1 ,US. The tolerances on delays and transitions are large compared with the typical nrouaantion clelnss of 7401 Rates mentioned earlier.
Propa&iorYdclnys a&g the tint&y itself are of a similar order. For example, a measurement was made in which a Clear pulse was initiated at a crate controller input port, and the time hkcn for dntz~ from the most remote module to change at the controller output port was observed. The signal path included 7 levels of gating, plus the 2-way delay of the dataway; the total delay observed was 125 ns, or about 18 ns per gate, neglecting the effects 01 the dataway.
It should be noted that in practice, the number of driver Assuming the d&away is designed to.operate with the outputs or receiver inputs is not restricted to one per module specified 1 ,us cycle time, then, the two main constraints per line on the read or write lines respectively; therefore are:
a. The total capacitive loading of R, X, or Q opencollector gates should not cause risetimes to be outside the tolerances given, in Fig. 7; and b. Signal transitions should not be so fast that crosscoupling along the dataway, particularly on strobe lines, becomes a problem. Point a) is essentially a limitation imposed by the devices, namely gates; while b) is a function of the physical design of the dataway. The effects of a) can be estimated. Point b) will not be dealt with further, except to note that immunity from cross-coupling should be a very important consideration in crate design.
A discussion with one manufacturer3 indicated that the typical "ofPI collector capacitance for the 7401 is 5-10 pl?. An actual measurement, at + 5.0 volts, yielded 5. The dataway operation should not be impaired with such a response. However, suppose there were 4 registers per module, each tied to the dataway. The transition from 0.4 to 2.0 volts would then take 352 ns, which is only slightly less than the 400 ns response allowed (t9 to t12) in Fig. 7 . Thus, capacitive loading effects can indeed be significant, and should be considered carefully in module and system design.
Controller Drivers and Receivers
The crate controller must buffer the read and write lines from the dataway, and combine these into a single set of 24 line-pairs to interface with the Branch Highway outside the crate controller. 4 (The Branch Highway in turn interfaces up to 7 crates into a Branch Driver.) Also, the sorted or graded L (GL) signals must be combined onto the dataway R lines. This is shown functionally in Fig. 8. In Fig. 8 . TA and TR are master timing and r&o& signals ori&natin~ in the Branch Driver and Crate Controller rcsucctivclv. The function of these signals is to gate the RW lines of thc"addressed crate controller(s) onto the Branch IIighway during a command operation.
The characteristics of dahway drivers and receivers have already been discussed. Note that in Fig. 8 , actual implementation of the logic will require more circuits than shown, for several reasons. First, logic inversions are required on all lines if NOR's and NAND's (rather than OR's or AND's) are used. Second, the drive requirements of the Branch Highway are considerably heavier than those of the dataway, and different drivers are required. And third, the Branch Highway receivers should preferably have high impedance inputs to minimize Branch Driver current requirements.
Branch Righway Operations
A CAMAC system of up to 7 individual crates with crate controllers communicates with a computer through a Branch Highway leading into a Branch Driver.
The Branch Driver is the source, as far as the crates are concerned, of a set of standard address and timing signals, as well as a set of 24 RW lines which are daisy-chained to all crates. A summary The BD signal is used to call attention to the BDR that some crate or individual module in the system requires service. RG represents a request from the BDR back to the crate controller for Graded-L information.
A single BDR lineis selected at each crate controller so that each crate in contact with the Branch Driver has a unique single-line address. BN, BA and BF are binary-coded signals which after being processed in the crate controller become N, A and F respectively.
BQ, BX and BZ are analogous to Q, X and 2 already described. BRW of course becomes the combination of R and W in the crate dataway.
Two new timing signals are encountered in the Branch Highway, namely BTA and BTB. BTA is used to signal a particular crate controller that BCR, BN, BA, BF (and perhaps BRW) have been esmblished on the Branch. BTB and BX are used to acknowledge that the particular command has been received and executed by the crate controller.
Note that both BCR and BTB lines are s,elected so that each controller has both a unique crate address line and a unique response line back to the Branch Driver.
Th$ timing of a Branch read operation is illustrated in Pig. 9. a The basic points of the operation are as follows:
a. The Branch Driver sets up BCR, N, A, F and then after a suitable delay generates the timing reference BTA.
b. At time to, which is the same t0 referred to in Fig. 7 , R, X and Q data are set up. It is assumed in Fig. 9 that N is used as a delayed strobe to gate R, X and Q onto their respective dataway lines. c. At time tg, Sl is generated, which initiates the acknowledge signal, BTB, to be sent back to Branch Driver.
d. On receipt of all BTB's in the Branch Driver BTA is tcrminatcd to acknowledge.
e. The removal of BTA is sensed back at the crate controller, which in response generates S2. 52 initiates removal of the read data from the dataway, and must itself be terminated by time $,, At this time, BTB is removed, signifying back to the Branch Driver that the controller action is complete.
f. Removal of BTB is sensed at the Branch Driver and, after a delay, the original BCR, BN, BA, BF command data are removed to complete the cycle.
The main points of note in the above-described read operation are as follows:
a. In addition to the delays already, desoribed in the datnway cycle between to and tg (Section G), there are delays involved in the initial setup of command data in the Branch Driver; in conditioning BTA in the module; in deskewing before reading and terminating BTA; in deskewing BTB's; and finally in clearing the command data.
b. The-overall read operation, or any command oper ation, requires two complete rounditrips of timing signals BTA and BTB on the branch; thus a delay of 4 td is incurred, where td is the one-way propagation delay of the line.
c. Signal sources attached to the BQ, BX, BRW, and BD must be coupled through intrinsic OR devices. It is generally good practice to implement all other lines in this manner unless there are strong reasons to the contrary.
as 7400 series gates are used, there is no technical reason for not using a single puIlup termination (RI) connected to Vcc at each end of the Branch. However, the maximum levels specified should in general be maintained in order to assure compatibility with Type A controllers in possible future applications. In the case of other lines such as the write lines, a heavier current driver such as the DTL MC858 is necessary. Other operations can proceed in a similar manner to the read cycle just described.
Conclusion

Branch Highway Voltage and Current Standards
The voltage and current standards for the branch, analogous to Fig. 1 for the dataway, are shown in Fig. 10 .
From Fig. 10 , it is evident that cithcr discrctc trnnsistor or multiple IC drivers are necessary to provide the specified 133 mA current sinking capability.
This lnrgc current capability arises because of the necessity to drive up to 8-l. G mA inputs in parallel, plus one or two terminations which may be as low as '70 C each. In one system implemented at SLAC, two parallel MC858 DTL Power G&c& (open-collector) were used as a single driver to provide > 133 mA sinlc capability.
The Branch drive requirements demand > 133 mA current sinking capability, which can be met with either a discrete transistor driver, or two or more IC drivers in parallel.
An example given was that of two parallel sections of an MC858. The Branch preferred input current requirement of 0.3 mA must bc met with a discrete device, or a high impednncc device such as the Utilogic SP380.
The Dntawny timing specific&ion, which essentially dictalcs a 1 ns minimum cycle time, is seen to incorporate dclnys which are liberal compared with typical TTL propagation delays. Additional delays inherent in the set up of commands in the Branch Driver, plus transmission delays in the Branch, will cause 'a typical Branch-Dataway operation to require somewhat longer than 1 ps.
For receivers, up to 1. G mA sink current is allowed per Reverse current loading is seen to be not a practical gate. However, since the minimum input (1) Each of the signal lines in the dataway is specified to be a twisted pair, with a characteristic impedance of between Extremely fast rising dataway signals (< 10 ns) could 70 and 100 ohms. In practice, then, the actual current sinkcause cross-coupling problems. Cross-coupling should be ing requirements will dcpcnd upon the ZO of the line, and upon an important consideration 01 the physical design of the datawhether a termination is used at each end of the branch, or way.
at just the BDR end. For optimum speed of operation, a termination is recommended at each end. References
The maximum output voltage of the termination circuit is specified as 4.5 volts; or 4.1 volts preferred at a ZO of 100 C and a short circuit current of 50 mA. This implies an arrangement as shown in Fig. 11 . If we assume a Vcc of 5.0 volts, a negiigible receiver input current, and a ZO of 100 11, we calculate Rl = 122 0, R2 = 555 0. In this case the short-circuit current would be 41 mA per termination; thus all specifications are satisfied.
It appears that the primary reason for specifying a maximum output voltage of 4.5 volts, rather than Vcc, is to allow the use of a device such as the SP380, with its higher input Z and threshold voltage. This device has a base at the input which is not mcnnt to operate close to Vcc; otherwise large input currents could result. If higher current devices such 
